He Yan. Digital Processing Phase-locked Loop for Network Synchronization. [J]. (2):28-34(1989) DOI: 10.13756/j.gtxyj.1989.02.004.
Digital Processing Phase-locked Loop for Network Synchronization
摘要
把大规模集成电路和计算机结合
构成数字处理智能锁相环(DP-PLL)。DP-PLL依靠存贮程序控制获得较好的同步性能
可以抑制很低频率的相位抖动及具有一定抗输入信号扰动的能力
是实现网同步的理想部件。本文主要论述DP-PLL系统的结构、设计方法和实验结果。
Abstract
By combining LSI with computers
an intelligent phase-locked loop using digital processing (DP-PLL) can be created. It features a excellent performance of synchronization by a stored program control
and it is an ideal component for network synchronization
because it is able to suppress the ex(?)remely low frequency jittering and can tolerate disturbances of input signal. This paper mainly describes the structure and the design method of the DPPLL. The results of the experiment and the test of the DP-PPL are also presented.