Design and implementation of an FPGA-based PCM frame synchronization detection and alarm system

Zhu Jianping; Li Wenyao

doi:10.13756/j.gtxyj.2008.02.001

您当前的位置：

首页 >

文章列表页 >

Design and implementation of an FPGA-based PCM frame synchronization detection and alarm system

- Design and implementation of an FPGA-based PCM frame synchronization detection and alarm system
- Study on Optical communication Issue 2, Pages: 11-13(2008)
- 作者机构：
  
  1. 光纤通信技术和网络国家重点实验室武汉邮电科学研究院
  2. 光纤通信技术和网络国家重点实验室武汉邮电科学研究院湖北武汉430074
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2008.02.001
  CLC： TN791
- Published：2008，
扫描看全文
[1]朱剑平,李文耀.基于FPGA的PCM帧同步检测及告警电路的设计[J].光通信研究,2008(02):11-13.

Zhu Jianping, Li Wenyao. Design and implementation of an FPGA-based PCM frame synchronization detection and alarm system. [J]. (2):11-13(2008)
[1]朱剑平,李文耀.基于FPGA的PCM帧同步检测及告警电路的设计[J].光通信研究,2008(02):11-13. DOI： 10.13756/j.gtxyj.2008.02.001.

Zhu Jianping, Li Wenyao. Design and implementation of an FPGA-based PCM frame synchronization detection and alarm system. [J]. (2):11-13(2008) DOI： 10.13756/j.gtxyj.2008.02.001.

摘要

帧同步单元是脉冲编码调制（PCM）设备中的重要部分。文章采用现场可编程门阵列（FPGA）设计了一种基于同步状态机的帧同步检测电路

该电路具有帧同步的前方保护、后方保护和循环冗余校验（CRC）复帧同步保护功能

大大降低了漏同步和假同步概率

并提供CRC误块检出功能

可以集成在一片FPGA芯片内

用于数字通信系统收端的帧同步和定时。

Abstract

Frame synchronization is an important part of PCM equipment.In this text

a synchronous state machine-based frame synchronization detection circuit is designed

which has front and rear protection for frame synchronization and protection for CRC multi-frame synchronization

greatly reducing the probabilities of leak and false synchronizations and providing CRC error detection.It can be integrated into one FPGA chip and used for the frame synchronization and timing in the receiver side of digital communication systems.

关键词

帧同步状态机现场可编程门阵列电路设计

Keywords

frame synchronizationstate machineFPGAcircuit design

references

更多指标>

Views

311

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of ADPCM-based speech decoding synthesis output system and FPGA realization

The 2.5 Gbit/s Optical System Used in Illumination Guidance System based on Serial Parallel Transceiver

Real-time Implementation of Chaos Synchronization Using Neural Network based on FPGA

Real-Time and Parallel Post-Processing for High-Speed Quantum Random Number Generation

Implementation of Photoelectric Hybrid Interconnect Prototype System for Reconfigurable Video Array Processor

Related Author

No data

Related Institution

Information and Communication College,Guilin University of Electronic Technology

Shanghai Aerospace Electronic Technology Institute

State Key Laboratory of Advanced Optical Communication Systems and Networks, Shanghai Jiao Tong University

Troop No.PLA

State Key Laboratory of Quantum Optics and Quantum Optics Devices, Shanxi University

Postal code：430205
Technical support is provided by Beijing Founder electronics co., LTD 鄂ICP备2022010197 鄂公网安备 42011202002092号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：75842 Visits Today：30

⁰