Step-by-step decoding algorithm for RS code in digital communications and its realization

Zhu Xiao; Lin Jiming; Yang Xin

doi:10.13756/j.gtxyj.2008.03.007

您当前的位置：

首页 >

文章列表页 >

Step-by-step decoding algorithm for RS code in digital communications and its realization

- Step-by-step decoding algorithm for RS code in digital communications and its realization
- Study on Optical communication Issue 3, Pages: 60-63(2008)
- 作者机构：
  
  1. 桂林电子科技大学信息与通信学院
  2. 桂林电子科技大学信息与通信学院广西桂林541004
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2008.03.007
  CLC： TN915.1
- Published：2008，
扫描看全文
[1]朱晓,林基明,杨鑫.数字通信中RS码的Step-by-step译码算法及实现[J].光通信研究,2008(03):60-63.

Zhu Xiao, Lin Jiming, Yang Xin. Step-by-step decoding algorithm for RS code in digital communications and its realization. [J]. (3):60-63(2008)
[1]朱晓,林基明,杨鑫.数字通信中RS码的Step-by-step译码算法及实现[J].光通信研究,2008(03):60-63. DOI： 10.13756/j.gtxyj.2008.03.007.

Zhu Xiao, Lin Jiming, Yang Xin. Step-by-step decoding algorithm for RS code in digital communications and its realization. [J]. (3):60-63(2008) DOI： 10.13756/j.gtxyj.2008.03.007.

摘要

文章讨论了在数字通信系统中RS码的Step-by-step译码算法

给出了算法的基本原理并在现场可编程门阵列（FPGA）上实现了RS（7

3）码的编译码

给出了实际仿真的效果图。结果表明

所设计的电路能够纠正7位接收符号中的任意两位错误。采用此算法避开了求解错误定位多项式

使译码过程得以简化

并提高了译码速度

且易于用大规模可编程器件实现。

Abstract

This article discusses the Step-by-step decoding algorithm for the RS code in the digital communication system

gives its the basic principle and realizes the RS（7

3） code on FPGA

and the actual simulation effect chart.The result indicates that the designed electric circuit can correct any two errors in 7 received marks.As the solution of erroneous localization multinomial by using this algorithm

the decoding process can be simplified and decoding speed increased

facilitating the realization of large-scale programmable components.

关键词

Step-by-step译码现场可编程门阵列数字通信系统

Keywords

Step-by-step decodingFPGAdigital communication system

references

更多指标>

Views

125

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The 2.5 Gbit/s Optical System Used in Illumination Guidance System based on Serial Parallel Transceiver

Real-time Implementation of Chaos Synchronization Using Neural Network based on FPGA

Real-Time and Parallel Post-Processing for High-Speed Quantum Random Number Generation

Implementation of Photoelectric Hybrid Interconnect Prototype System for Reconfigurable Video Array Processor

Design of Single-Chip Optical Network Unit based on High Speed Serial Transceiver

Related Author

No data

Related Institution

Shanghai Aerospace Electronic Technology Institute

State Key Laboratory of Advanced Optical Communication Systems and Networks, Shanghai Jiao Tong University

Troop No.PLA

State Key Laboratory of Quantum Optics and Quantum Optics Devices, Shanxi University

College of Physics and Optoelectronics, Taiyuan University of Technology

Postal code：430205
Technical support is provided by Beijing Founder electronics co., LTD 鄂ICP备2022010197 鄂公网安备 42011202002092号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：75842 Visits Today：30

⁰