Design of ADPCM-based speech decoding synthesis output system and FPGA realization

Yang Bai; Tang Ning; Wang Yang; Qu Xing

doi:10.13756/j.gtxyj.2009.01.018

您当前的位置：

首页 >

文章列表页 >

Design of ADPCM-based speech decoding synthesis output system and FPGA realization

- Design of ADPCM-based speech decoding synthesis output system and FPGA realization
- Study on Optical communication Issue 1, Pages: 33-35(2009)
- 作者机构：
  
  桂林电子科技大学信息与通信学院
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2009.01.018
  CLC： TN912.3
- Published：2009，
扫描看全文
[1]杨白,唐宁,汪洋,屈星.ADPCM语音解码合成输出系统的设计[J].光通信研究,2009(01):33-35.

Yang Bai, Tang Ning, Wang Yang, et al. Design of ADPCM-based speech decoding synthesis output system and FPGA realization. [J]. (1):33-35(2009)
[1]杨白,唐宁,汪洋,屈星.ADPCM语音解码合成输出系统的设计[J].光通信研究,2009(01):33-35. DOI： 10.13756/j.gtxyj.2009.01.018.

Yang Bai, Tang Ning, Wang Yang, et al. Design of ADPCM-based speech decoding synthesis output system and FPGA realization. [J]. (1):33-35(2009) DOI： 10.13756/j.gtxyj.2009.01.018.

摘要

文章介绍了自适应差分脉冲编码调制（ADPCM）技术的编解码和脉冲宽度调制（PWM）技术的基本原理

研究在现场可编程门阵列（FPGA）上通过有限状态机方式实现ADPCM语音解码算法

利用PWM技术将解码后的数字语音信号转化为PWM波

以此直接驱动喇叭发出声音

输出的合成语音质量良好。

Abstract

In this paper

the basic principle of the codec of the Adaptive Differential Pulse Code Modulation（ADPCM） technology and the Pulse Width Modulation（PWM） technology are introduced

the realization of the ADPCM speech decoding algorithm by using the finite state machine on FPGA studied and the decoded digital speech signals transformed into Pulse Width Modulation（PWM） waves by using the PWM technology so as to directly drive the horn to make sound.The quality of speech synthesis output is good.

关键词

现场可编程门阵列自适应差分脉冲编码调制语音解码器脉冲宽度调制状态机

Keywords

FPGAADPCMspeech decoderPWMstate machine

references

更多指标>

Views

319

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

ADPCM-based design of synthetic voice chips

Design and implementation of an FPGA-based PCM frame synchronization detection and alarm system

The 2.5 Gbit/s Optical System Used in Illumination Guidance System based on Serial Parallel Transceiver

Real-time Implementation of Chaos Synchronization Using Neural Network based on FPGA

Real-Time and Parallel Post-Processing for High-Speed Quantum Random Number Generation

Related Author

No data

Related Institution

Information & Communication College,Guilin University of Electronic Technology

桂林电子科技大学信息与通信学院广西桂林541004

SKL of OCTN,Wuhan Research Institute of Post and Telecommunications

光纤通信技术和网络国家重点实验室武汉邮电科学研究院湖北武汉430074

Shanghai Aerospace Electronic Technology Institute

Postal code：430205
Technical support is provided by Beijing Founder electronics co., LTD 鄂ICP备2022010197 鄂公网安备 42011202002092号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：75842 Visits Today：30

⁰