FPGA implementation of RPR-based traffic flow statistics

Li Jibi; Zhang Zhizhong; Huang Shiguang

doi:10.13756/j.gtxyj.2009.05.015

您当前的位置：

首页 >

文章列表页 >

FPGA implementation of RPR-based traffic flow statistics

- FPGA implementation of RPR-based traffic flow statistics
- Study on Optical communication Issue 5, Pages: 24-26(2009)
- 作者机构：
  
  重庆邮电大学通信学院
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2009.05.015
  CLC： TN791;TN929.1
- Published：2009，
扫描看全文
[1]李季碧,张治中,黄士广.基于RPR业务流统计部分的FPGA实现[J].光通信研究,2009(05):24-26+54.

Li Jibi, Zhang Zhizhong, Huang Shiguang. FPGA implementation of RPR-based traffic flow statistics. [J]. (5):24-26(2009)
[1]李季碧,张治中,黄士广.基于RPR业务流统计部分的FPGA实现[J].光通信研究,2009(05):24-26+54. DOI： 10.13756/j.gtxyj.2009.05.015.

Li Jibi, Zhang Zhizhong, Huang Shiguang. FPGA implementation of RPR-based traffic flow statistics. [J]. (5):24-26(2009) DOI： 10.13756/j.gtxyj.2009.05.015.

摘要

文章从现场可编程门阵列（FPGA）的角度

着重描述业务流统计部分的实现过程。流程先把源、目的地址转换为一个映射地址

再通过标记矩阵标记业务流信息

最后存储本地节点的统计信息。仿真表明

文章提出的基于弹性分组环业务流统计部分的FPGA实现方法

能准确快速地统计出流经下游阻塞节点和非阻塞节点业务流的数目

具有很高的工程应用价值。

Abstract

This paper gives a detailed description of the traffic data calculation procedure from the FPGA perspective.The main approach is to convert the source and destination addresses to mapped ones.Then the traffic data information is marked by a matrix.Finally

the statistical information of the local nodes is stored.Simulations indicate that the FPGA implementation approach for Resilient-Packet-Ring（RPR）-based traffic flow statistics proposed in this paper is an efficient way to compute the traffic flow through the downstream blocking and non-blocking nodes.It is of great significance in project applications.

关键词

弹性分组环公平算法现场可编程门阵列

Keywords

RPRfair algorithmFPGA

references

更多指标>

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The 2.5 Gbit/s Optical System Used in Illumination Guidance System based on Serial Parallel Transceiver

Real-time Implementation of Chaos Synchronization Using Neural Network based on FPGA

Real-Time and Parallel Post-Processing for High-Speed Quantum Random Number Generation

Implementation of Photoelectric Hybrid Interconnect Prototype System for Reconfigurable Video Array Processor

Design of Single-Chip Optical Network Unit based on High Speed Serial Transceiver

Related Author

No data

Related Institution

Shanghai Aerospace Electronic Technology Institute

State Key Laboratory of Advanced Optical Communication Systems and Networks, Shanghai Jiao Tong University

Troop No.PLA

State Key Laboratory of Quantum Optics and Quantum Optics Devices, Shanxi University

College of Physics and Optoelectronics, Taiyuan University of Technology

Postal code：430205
Technical support is provided by Beijing Founder electronics co., LTD 鄂ICP备2022010197 鄂公网安备 42011202002092号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：75842 Visits Today：30

⁰