Design of DSP and FPGA architectures-based PMD compensation modules

Xu Hengying1; Zhang Xia1; Han Jiguang1; Niu Huijuan1; Bai Chenglin1

doi:10.13756/j.gtxyj.2010.04.008

您当前的位置：

首页 >

文章列表页 >

Design of DSP and FPGA architectures-based PMD compensation modules

- Design of DSP and FPGA architectures-based PMD compensation modules
- Study on Optical communication Issue 4, Pages: 29-32(2010)
- 作者机构：
  
  1. 聊城大学物理科学与信息工程学院
  2. 山东省光通信科学与技术重点实验室
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2010.04.008
  CLC： TN929.1
- Published：2010，
扫描看全文
[1]许恒迎,张霞,韩继广,牛慧娟,白成林.基于DSP和FPGA架构的PMD补偿模块设计[J].光通信研究,2010(04):29-32.

Xu Hengying1, Zhang Xia1, Han Jiguang1, et al. Design of DSP and FPGA architectures-based PMD compensation modules. [J]. (4):29-32(2010)
[1]许恒迎,张霞,韩继广,牛慧娟,白成林.基于DSP和FPGA架构的PMD补偿模块设计[J].光通信研究,2010(04):29-32. DOI： 10.13756/j.gtxyj.2010.04.008.

Xu Hengying1, Zhang Xia1, Han Jiguang1, et al. Design of DSP and FPGA architectures-based PMD compensation modules. [J]. (4):29-32(2010) DOI： 10.13756/j.gtxyj.2010.04.008.

摘要

为开发实用的自适应偏振模色散（PMD）补偿控制模块

文章提出并实现了一种采用高性能浮点数字信号处理器（DSP）专注于算法处理、以增强型直接内存存取（EDMA）进行数据传输、以现场可编程门阵列（FPGA）进行数据采集和逻辑控制的新型设计方案。详细介绍了该模块的硬件设计、工作过程和软件设计

并对使用的粒子群优化（PSO）算法进行了重点阐述。给出了模块的工作流程图和算法流程图。实验结果表明

此模块对于二阶PMD补偿效果良好

相对于以往的补偿模块耗时更短。

Abstract

To develop a practical adaptive PMD compensation control module

a novel design scheme is presented and implemented

in which high performance floating-point DSP is used to focus on algorithm processing

EDMA for data transmission

FPGA for data acquisition and logic control.The hardware design

work process and software design for this module are introduced in detail and the employed Particle Swarm Optimization（PSO） algorithm is elaborated.In addition

its work and algorithm flowcharts are given.Experimental results indicate that this module produces a good compensation effect for second-order PMD and consumes less time than previous ones.

关键词

偏振模色散补偿粒子群优化算法数字信号处理器现场可编程门阵列

Keywords

PMD compensationPSO algorithmDSPFPGA

references

更多指标>

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Research on and implementation of signal acquisition and spectrum display scheme

The 2.5 Gbit/s Optical System Used in Illumination Guidance System based on Serial Parallel Transceiver

Real-time Implementation of Chaos Synchronization Using Neural Network based on FPGA

Real-Time and Parallel Post-Processing for High-Speed Quantum Random Number Generation

Implementation of Photoelectric Hybrid Interconnect Prototype System for Reconfigurable Video Array Processor

Related Author

No data

Related Institution

Key Laboratory Optoelectronic Technology and Intelligent Control,Ministry of Education,Lanzhou Jiaotong University

Shanghai Aerospace Electronic Technology Institute

State Key Laboratory of Advanced Optical Communication Systems and Networks, Shanghai Jiao Tong University

Troop No.PLA

State Key Laboratory of Quantum Optics and Quantum Optics Devices, Shanxi University

Postal code：430205
Technical support is provided by Beijing Founder electronics co., LTD 鄂ICP备2022010197 鄂公网安备 42011202002092号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：75842 Visits Today：30

⁰