Design and implementation of mapping circuit from ODU<sub>0</sub> to ODU<sub>1</sub> in OTN

Jiao Xiao; Jiang Lin

doi:10.13756/j.gtxyj.2013.06.010

您当前的位置：

首页 >

文章列表页 >

Design and implementation of mapping circuit from ODU₀ to ODU₁ in OTN

- Design and implementation of mapping circuit from ODU₀ to ODU₁ in OTN
- Study on Optical communication Issue 6, Pages: 15-17(2013)
- 作者机构：
  
  1. 西安邮电大学计算机学院
  2. 西安邮电大学研究生院
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2013.06.010
  CLC： TN929.1
- Published：2013，
扫描看全文
[1]焦晓,蒋林.OTN中ODU_0到ODU_1映射电路的设计与实现[J].光通信研究,2013(06):15-17+38.

Jiao Xiao, Jiang Lin. Design and implementation of mapping circuit from ODU₀ to ODU₁ in OTN. [J]. (6):15-17(2013)
[1]焦晓,蒋林.OTN中ODU_0到ODU_1映射电路的设计与实现[J].光通信研究,2013(06):15-17+38. DOI： 10.13756/j.gtxyj.2013.06.010.

Jiao Xiao, Jiang Lin. Design and implementation of mapping circuit from ODU₀ to ODU₁ in OTN. [J]. (6):15-17(2013) DOI： 10.13756/j.gtxyj.2013.06.010.

摘要

为了吸收光传输网中由于源和目的时钟来自不同的时钟源而产生的频偏

采用异步映射方式

设计了一种基于同步时钟产生均匀时钟缺口的ODU0映射到ODU1的电路。映射中通过异步FIFO（先入先出）产生均匀的时钟缺口

并通过此时钟处理客户数据

完成客户数据的时隙间插。仿真和FPGA（可编程门阵列）测试结果表明

该电路能够实时、准确地完成传统映射中ODU0到ODU1的映射;与传统映射电路相比

该电路大大减少了锁相环的使用

使电路简单经济。

Abstract

In order to absorb the frequency offset generated due to source and destination clocks from different sources in Optical Transport Networks（OTN）

a circuit is designed by asynchronous mapping

in which sync clock-based ODU0 that generates uniform clock gaps is mapped to ODU1 and the clock gaps are generated in the mapping by asynchronous FIFO.The client data is processed by this clock and mapped into appropriate time slots.Simulation and FPGA test results indicate that this circuit can complete the traditional mapping from ODU0 to ODU1 in real-time and accurately.Compared with the traditional circuits

it greatly decreases the usage of PLL and makes the circuit more economical.

关键词

光传输网映射时钟缺口异步映射

Keywords

OTNmappingclock gapasynchronous mapping

references

更多指标>

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design and implementation of demapping circuits from OTU2 to ODU2 in OTN

The mapping and mulplexing of client signals in OTN

The virtual concatenation technology in OTN

Mapping PDH into SDH High Order Path by FPGA

Jitter and Wander Performence in SDH Network and Test

Related Author

No data

Related Institution

School of Electronic Engineering, Xi’an University of Posts and Telecommunications

Wuhan Research Institute of Posts and Telecommunications

Wuhan Vocational Institute of Electric Power

湖北武汉430079

Huazhong University of Science and Technology

⁰

Design and implementation of mapping circuit from ODU0 to ODU1 in OTN

DOI：10.13756/j.gtxyj.2013.06.010

摘要

Abstract

关键词

Keywords

references

Design and implementation of mapping circuit from ODU₀ to ODU₁ in OTN