Research on Clock Phase Synchronization Technology based on E1 Interface

PING Yuan; Lü Jian-xin

doi:10.13756/j.gtxyj.2018.03.005

您当前的位置：

首页 >

文章列表页 >

Research on Clock Phase Synchronization Technology based on E1 Interface

- Research on Clock Phase Synchronization Technology based on E1 Interface
- Study on Optical communication Issue 3, Pages: 17-20(2018)
- 作者机构：
  
  1. 武汉邮电科学研究院
  2. 烽火通信科技股份有限公司
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2018.03.005
  CLC： TN914
- Published：2018，
扫描看全文
[1]平原,吕建新.基于E1接口的时钟相位同步技术的研究[J].光通信研究,2018(03):17-20.

PING Yuan, Lü Jian-xin. Research on Clock Phase Synchronization Technology based on E1 Interface. [J]. (3):17-20(2018)
[1]平原,吕建新.基于E1接口的时钟相位同步技术的研究[J].光通信研究,2018(03):17-20. DOI： 10.13756/j.gtxyj.2018.03.005.

PING Yuan, Lü Jian-xin. Research on Clock Phase Synchronization Technology based on E1 Interface. [J]. (3):17-20(2018) DOI： 10.13756/j.gtxyj.2018.03.005.

摘要

为了实现不同类型业务和不同颗粒大小业务的统一交换

需要对统一交换技术中设备间所用的参考时钟进行相位对齐与锁定。文章采用E1接口的帧信号来传递时钟的相位信息

并通过设备间帧信息的多次交互及现场可编程门阵列实现对帧信息的处理

从而对设备的时钟相位做出调整。仿真结果表明

设备间参考时钟的相位可以相互锁定。该方案全部采用硬件通道进行处理

不会发生相位信息丢失和误传的现象

可以高效地解决设备间的时钟相位锁定问题。

Abstract

In order to realize the unified exchange of different types and sizes of business

the reference clocks used in the unified exchange technology are required to align and lock the phase of reference clocks.This article uses frame signal from the E1 interface to transmit the phase information of reference clocks.The information interaction of the frames among multiple devices and Field Programmable Gate Array（FPGA）are used to process the information

which can adjust the phase of clocks in the equipments.Simulation results show that the phase of reference clocks can be locked.This scheme is processed by hardware channel

which will not generate loss or misrepresentation of phase information

and can effectively solve the clock phase locking problem among devices.

关键词

通信技术分割与重组相位锁定现场可编程门阵列成帧与解帧

Keywords

communication technologySARphase lockedFPGAencode the frame and decode the frame

references

更多指标>

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The 2.5 Gbit/s Optical System Used in Illumination Guidance System based on Serial Parallel Transceiver

Real-time Implementation of Chaos Synchronization Using Neural Network based on FPGA

Real-Time and Parallel Post-Processing for High-Speed Quantum Random Number Generation

Implementation of Photoelectric Hybrid Interconnect Prototype System for Reconfigurable Video Array Processor

Design of Single-Chip Optical Network Unit based on High Speed Serial Transceiver

Related Author

No data

Related Institution

Shanghai Aerospace Electronic Technology Institute

State Key Laboratory of Advanced Optical Communication Systems and Networks, Shanghai Jiao Tong University

Troop No.PLA

State Key Laboratory of Quantum Optics and Quantum Optics Devices, Shanxi University

College of Physics and Optoelectronics, Taiyuan University of Technology

⁰