An Implementation of Low Latency FEC Encoding and Decoding for 100 Gbit/s/400 Gbit/s Optical Network based on FPGA

SHI Hong-hao; Lü Jian-xin

doi:10.13756/j.gtxyj.2019.06.005

您当前的位置：

首页 >

文章列表页 >

An Implementation of Low Latency FEC Encoding and Decoding for 100 Gbit/s/400 Gbit/s Optical Network based on FPGA

- An Implementation of Low Latency FEC Encoding and Decoding for 100 Gbit/s/400 Gbit/s Optical Network based on FPGA
- Study on Optical communication Issue 6, Pages: 21-26(2019)
- 作者机构：
  
  1. 武汉邮电科学研究院
  2. 光纤通信技术和网络国家重点实验室
  3. 烽火通信科技股份有限公司
- 作者简介：
- 基金信息：
- DOI：10.13756/j.gtxyj.2019.06.005
  CLC： TN791;TN929.1
- Published：2019，
扫描看全文
[1]施泓昊,吕建新.一种100 Gbit/s/400 Gbit/s光网络低时延FEC编译码的FPGA实现[J].光通信研究,2019(06):21-26+34.

SHI Hong-hao, Lü Jian-xin. An Implementation of Low Latency FEC Encoding and Decoding for 100 Gbit/s/400 Gbit/s Optical Network based on FPGA. [J]. (6):21-26(2019)
[1]施泓昊,吕建新.一种100 Gbit/s/400 Gbit/s光网络低时延FEC编译码的FPGA实现[J].光通信研究,2019(06):21-26+34. DOI： 10.13756/j.gtxyj.2019.06.005.

SHI Hong-hao, Lü Jian-xin. An Implementation of Low Latency FEC Encoding and Decoding for 100 Gbit/s/400 Gbit/s Optical Network based on FPGA. [J]. (6):21-26(2019) DOI： 10.13756/j.gtxyj.2019.06.005.

摘要

在超100 Gbit/s光网络中

由于光信噪比恶化导致了误码严重等问题

因此在光网络中普遍使用前向纠错编码。传统的编码器时延大

不能满足目前高速光网络的需求

且与高速编码器相关的研究也非常少;译码器的研究大多集中在关键方程求解算法

针对降低时延方法的研究也较少。文章针对目前光网络中广泛使用的KP4前向纠错编码

即里德-所罗门（RS）（544

514）码

提出了递推并行的编、译码结构

并通过现场可编程门阵列实现

编码器吞吐量超过17 Gbit/s

延时<0.3μs

译码器吞吐量约为66 Gbit/s

延时约为0.17μs。

Abstract

Problems of bit error rate rising due to Optical Signal-to-Noise Ratio（OSNR） worsening in beyond-100 Gbit/s optical network can be overcomed by utilizing feed Forward Error Correction（FEC） codes which are comprehensively applied in optical networks. Traditional encoders with high latency cannot meet the requirements of high-speed optical network

and studies on high-speed encoder are seldom. Studies on decoders usually focus on key equation solving algorithms rather than low latency decoding schemes. A parallel encoding and decoding scheme is proposed in this paper for KP4 FEC

i.e. RS（544

514） code

with the encoder’s throughput reaching above 17 Gbit/s

and latency lower than 0.3 μs

while the decoder’s throughput reaching above 66 Gbit/s

and latency lower than 0.17 μs.

关键词

超100 Gbit/s光网络KP4前向纠错编码低时延里德-所罗门并行编码里德-所罗门并行译码

Keywords

beyond 100 Gbit/s optical networkKP4 FEClow latencyReed-Solomon parallel encodingReed-Solomon parallel decoding

references

更多指标>

Views

112

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

No data

Related Author

No data

Related Institution

No data

⁰