您当前的位置:
首页 >
文章列表页 >
Design and Implementation of LEO-5G Downlink Synchronization Algorithm based on FPGA
更新时间:2022-06-15
    • Design and Implementation of LEO-5G Downlink Synchronization Algorithm based on FPGA

    • Study on Optical Communications   Issue 2, Pages: 50-55(2022)
    • DOI:10.13756/j.gtxyj.2022.02.011    

      CLC: TN949.6
    • Published:10 April 2022,

      Received:15 July 2021,

    扫 描 看 全 文

  • ZENG Wei, XIAO Jun-qiu, XIA Huan, et al. Design and Implementation of LEO-5G Downlink Synchronization Algorithm based on FPGA. [J]. Study on Optical Communications (2):50-55(2022) DOI: 10.13756/j.gtxyj.2022.02.011.

  •  
  •  
更多指标>

0

Views

9

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Performance analysis of modified prime sequence code-based synchronous OCDMA systems with double optical hard-limiter
On asynchronous FIFO design

Related Author

No data

Related Institution

School of Information Science & Technology,Southwest Jiaotong University
  西南交通大学信息科学与技术学院 四川成都610031  
Wuhan Research Institute of Post and Telecommunications
0