The realization project to extract 2 Mbit/s signal from STM-1 is discussed in this paper. The arithmetic of adaptive bit leak rate to reduce the pointer justification jitter is put forward. The FPGA
ASIC harder test results testify that the project introduced in this is paper is correct and the performances meet the ITU standard.