面向数据中心的超高速光模块板级信号完整性研究

钟光诚; 雷从彪; 姜宇轩; 谢亮

doi:10.13756/j.gtxyj.2024.240030

您当前的位置：

首页 >

文章列表页 >

面向数据中心的超高速光模块板级信号完整性研究

专题：数据中心内光交换 | 更新时间：2024-10-08

- 面向数据中心的超高速光模块板级信号完整性研究
- Board Level Signal Integrity Study of Ultra-High-Speed Optical Module for Data Centers
- 光通信研究 2024年第5期页码：24003001-24003009
- 作者机构：
  
  1.中国科学院半导体研究所　光电子材料与器件重点实验室，北京　100083
  2.中国科学院大学　材料科学与光电技术学院，北京　100049
- 作者简介：
  
  钟光诚（1997－），男，四川成都人。硕士，主要研究方向为光通信器件封装技术。
  谢亮，研究员。E-mail：xiel@semi.ac.cn
- 基金信息：
  
  国家重点研发计划资助项目(2021YFB2206500)
- DOI：10.13756/j.gtxyj.2024.240030
  中图分类号： TN29
- 纸质出版日期：2024-10-10，
  
  收稿日期：2024-02-07，
  
  修回日期：2024-04-08，
- 稿件说明：
移动端阅览
钟光诚，雷从彪，姜宇轩，等. 面向数据中心的超高速光模块板级信号完整性研究[J]. 光通信研究，2024(5)：240030.

Zhong G C, Lei C B, Jiang Y X，et al. Board Level Signal Integrity Study of Ultra-High-Speed Optical Module for Datacenters[J]. Study on Optical Communications, 2024(5)：240030.
钟光诚，雷从彪，姜宇轩，等. 面向数据中心的超高速光模块板级信号完整性研究[J]. 光通信研究，2024(5)：240030. DOI： 10.13756/j.gtxyj.2024.240030.

Zhong G C, Lei C B, Jiang Y X，et al. Board Level Signal Integrity Study of Ultra-High-Speed Optical Module for Datacenters[J]. Study on Optical Communications, 2024(5)：240030. DOI： 10.13756/j.gtxyj.2024.240030.

摘要

【目的】

人工智能的高速发展对数据中心算力提出了更高的要求。光模块作为数据中心光/电互连的核心器件，其设计也将迎来巨大挑战。随着光模块速率的不断提升，信号完整性问题成为制约光模块性能不可忽视的瓶颈。因此为了设计出满足数据中心光互连，特别是高性能计算场景速率要求的超高速光模块，需要对光模块内部高速链路进行优化设计。

【方法】

文章以一款双密度4通道小型可插拔（QSFP-DD）光模块设计方案为例，对光模块中影响信号完整性的因素进行了仿真优化。具体工作为，从理论角度分析了链路上引起信号完整性问题的部分，如过孔和球栅阵列（BGA）焊球，并讨论了优化这些性能的改进方法。特别是分析了针对50 GHz以上频段信号传输的优化方法，使高速链路能实现超高速4阶电平脉冲幅度调制（PAM4）信号低损耗传输。另外，还研究了整体高速通道的传输性能，并利用4端口矢量网络分析仪进行了测试。

【结果】

研究结果表明，该设计方案能够达到所需的传输带宽并且能有效削弱谐振。全通道仿真结果显示所有通道传输带宽内回波损耗低于－15 dB，插入损耗低于3 dB，可实现224 Gbit/s PAM4信号低损耗传输，同时测试结果与仿真结果基本相符，证明文章所提设计方案能满足数据中心高速光互连对光模块速率的需求。

【结论】

文章所提光模块信号完整性设计方法对今后超高速光模块设计具有重要的指导意义，同时也可以为其他各类高速电路设计提供参考。

Abstract

【Objective】

The rapid development of artificial intelligence has put forward higher requirements for data center computing. As the core device of the data center optical interconnection

the design of optical module will also encounter big challenges. With the increasing speed of optical modules

the signal integrity problem has become a bottleneck that restricts the performance of optical modules. In order to design a high-speed optical module that can meet the speed requirements of optical interconnects in data centers

especially high performance computing application

it is necessary to implement optimal design on the ultra-high-speed link inside the optical module.

【Methods】

In this paper

the factors affecting the integrity of the signal in the optical module are simulated and optimized with a Quad Small Form-factor Pluggable Double Density (QSFP-DD) optical module as an example. The specific work is to theoretically analyze the parts of the channel that may deteriorate the signal integrity

such as vias and Ball Grid Array (BGA) solder balls

and discuss the optimization and improvement methods of these parts. In particular

this paper analyzes the optimization method for signal transmission in the frequency band above 50 GHz

so that the high-speed channel can realize the low-loss transmission for ultra-high-speed 4-Level Pulse Amplitude Modulation (PAM4) signal. In addition

the transmission performance of the whole high-speed channel is also studied and tested by the four-port vector network analyzer.

【Results】

The results show that the design scheme can achieve the required transmission bandwidth without resonance. The simulation results of full channel show that the return loss of all channels is less than -15 dB and the insertion loss is less than 3 dB

and 224 Gbit/s PAM4 signal low-loss transmission can be achieved. The test results are basically consistent with the simulation results

which proves that the design scheme can meet the requirement of high speed optical interconnects in Datacenters.

【Conclusion】

The method of signal integrity design of optical modules proposed in this paper has important guiding significance for the design of ultra-high-speed optical modules in the future

and will also provide a reference for the design of other kinds of high-speed circuits.

关键词

数据中心光互连高速电路信号完整性双密度4通道小型可插拔光模块电磁仿真

Keywords

data center optical interconnectshigh speed circuitsignal integrityQSFP-DD optical moduleelectromagnetic simulation

references

Xie C, Magill P, Li D, et al. Real-time Demonstration of Silicon-photonics-based QSFP-DD 400 G BASE-DR4 Transceivers for Datacenter Applications[C]//2020 Optical Fiber Communications Conference and Exhibition (OFC). San Diego, CA, USA: IEEE, 2020: 9083251.

Zhu H, Anderson S, Karfelt N, et al. Low-cost 400 Gbps DR4 Silicon Photonics Transmitter for Short-reach Datacenter Application[J]. Nanomaterials, 2021, 11(8): 1941.

Porto S, Chitgarha M, Leung I, et al. Demonstration of a 2×800 Gb/s/Wave Coherent Optical Engine based on an InP Monolithic PIC[J]. Journal of Lightwave Technology, 2022, 40(3): 664-671.

Li H, Luo L, Lu M Z, et al. 800 Gbit/s QSFP-DD Transceiver based on Thin-film Lithium Niobate Photonic Integrated Circuit[J]. Journal of Lightwave Technology, 2023, 41(11): 3462-3469.

Zhou X, Urata R, Liu H. Beyond 1 Tb/s Intra-data Center Interconnect Technology: IM-DD or Coherent？[J]. Journal of Lightwave Technology, 2020, 38(2): 475-484.

Abrams N C, Cheng Q X, Glick M, et al. Silicon Photonic 2.5D Multi-chip Module Transceiver for High-performance Data Centers[J]. Journal of Lightwave Technology, 2020, 38(13): 3346-3357.

Razdan S, De Dobbelaere P, Xue J, et al. Advanced 2.5D and 3D Packaging Technologies for Next Generation Silicon Photonics in High Performance Networking Applications[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC). San Diego, CA, USA: IEEE, 2022: 428-435.

Tauber D, Smith B, Lewis D, et al. Role of Coherent Systems in the Next DCI Generation[J]. Journal of Lightwave Technology, 2023, 41(4): 1139-1151.

苏浩航, 闫静纯. 10 Gbit/s高速串行通道的优化设计与研究[J]. 微波学报, 2020, 36(5): 12-17.

Su H H, Yan J C. The Optimum Design and Analysis of 10 Gbit/s High-speed Serial Channel[J]. Journal of Microwaves, 2020, 36(5): 12-17.

杨彬彬, 李志华, 刘丰满, 等. 高速可插拔光互连模块中信号的完整性设计[J]. 微电子学, 2014, 44(2): 191-196.

Yang B B, Li Z H, Liu F M, et al. Signal Integrity Design for High Speed Pluggable Optical Transceiver[J]. Microelectronics, 2014, 44(2): 191-196.

董振振, 吴浩然, 郭进, 等. 光收发模块高速电路仿真研究[J]. 电子技术, 2016, 45(8): 4-6.

Dong Z Z, Wu H R, Guo J, et al. Simulation Research of High-speed Digital Circuit in Optical Transceiver[J]. Electronic Technology, 2016, 45(8): 4-6.

孙岩, 黎铁军, 艾明哲, 等. 基于仿真的14 Gbps高速通道设计与优化[J]. 计算机工程与科学, 2014, 36(8): 1455-1461.

Sun Y, Li T J, Ai M Z, et al. Design and Optimization of 14 Gbps High-speed Channel based on Simulation[J]. Computer Engineering & Science, 2014, 36(8): 1455-1461.

Ma P, Liu F, Zhao M, et al. Signal Integrity Design for QSFP Interface Applicated in RF Optical Transmitter Module[C]//2018 19th International Conference on Electronic Packaging Technology (ICEPT). Shanghai, China: IEEE, 2018: 8480712.

Su H H, Huang J, He Q M. Signal Integrity Analysis for 10 Gbps Photoelectric Links based on Behavior Model[C]//2022 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC). Beijing, China: IEEE, 2022: 9888617.

林少衡. 一种64 GBaud双通道差分线性跨阻放大器[J]. 光通信研究, 2023(6): 57-63.

Lin S H. A 64 GBaud Dual Channel Differential Linear Trans-impedance Amplifier[J]. Study on Optical Communications, 2023(6): 57-63.

Patel D, Sharif-Bakhtiar A, Carusone T C. A 112-Gb/s—8.2-dBm Sensitivity 4-PAM Linear TIA in 16-nm CMOS with Co-packaged Photodiodes[J]. IEEE Journal of Solid-State Circuits, 2023, 58(3): 771-784.

Khairi A, Krupnik Y, Laufer A, et al. A 1.41-pJ/b 224-Gb/s PAM4 6-bit ADC-based SerDes Receiver with Hybrid AFE Capable of Supporting Long Reach Channels[J]. IEEE Journal of Solid-State Circuits, 2023, 58(1): 8-18.

Luo X S, You X W, Li Z H, et al. 7.5 a 224 Gb/s/Wire Single-ended PAM-4 Transceiver Front-end with 29 dB Equalization for 800 GbE/1.6 TbE[C]//2024 IEEE International Solid-State Circuits Conference (ISSCC). San Francisco, CA, USA: IEEE, 2024: 10454534.

浏览量

下载量

CSCD

CNKI被引量

文章被引用时，请邮件提醒。

提交

工具集

关联资源

同步光网络和同步数字系列大容量交叉的实现

40Gbit/sSDH系统中接口单元信号完整性设计